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A. MACHINE-AIDED DIGITAL SYSTEM DESIGN
LANGUAGE (DSL/1)
In the development of a computer-oriented language, it is often helpful to describe
the language in some standard form. We present the syntax of the Digital Specification
Language (DSL/1) in Backus-Naur form. See Table XVII-1.
A brief description of each of the items will help to clarify some requirements of
the language that are not easily specified in the syntax. The basic entities of the lan-
guage will be described.
1. Registers: A register corresponds to a physical storage unit within the subsys-
tem, or machine. In the declaration, the size (number of bits) is specified.
2. Subregisters: A subsection of a register may be used often enough to warrant
the use of another name to refer to the subsection. In the subregister declaration, the
parent register name is given, together with the start and end bits, which automatically
defines the subregister size.
3. Concatenated registers: When the designer wishes to refer to several register
sections or registers as one unit he may declare a name for the entire unit. The sub-
sections are concatenated left to right, with the least significant bit of the left-hand reg-
ister just to the left of the most significant bit of the right-hand register.
4. Booleans: This is a special case of a register, namely a one-bit value that may
be viewed as a logical quantity (TRUE or FALSE), or as a one-bit storage value (1 or 0).
5. Instants: The instant is the basic timing element. It has zero duration, and
divides the time region into two parts, the "before" region, and the "after" region.
Instants are separated from other instants by an interval of time.
6. Transitions: A method of detecting changes of state within a machine and then
actuating another action is based on a transition. The detection of the change is the
transition and, like an instant, it divides the time region into "before" and "after"
regions.
*This work was supported by the Joint Services Electronics Programs (U. S. Army,
U. S. Navy, and U. S. Air Force) under Contract DA 28-043-AMC-02536(E).
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Table XVII-1. DSL SYNTAX
<rESCRIFTIOU> ::= <SUESYSTE> I<ESCPIPTICN><SUBSYSTFM>
<SUESYSTF M> ::= SUDSYSTE <SUESYSTEI IDENTIFITE>.<SUBSYSTEM EOCY> SYSEND
<SUBSYSTEM IDENTIFIED> ::= <NAME>
<SUBSYSTEM BODY> ::= <DhCLARATICN> I <SUBSYSlEN PCCY><SUBSYSTEM BCDY> I
<SUBSYSTEM BODY><SPECIICATICN BLOCK>
<DECLABATICN> ::= <CLCFAL REGISTER EECLARATION> $ I
<REGISTER EECIARATICN) S I
<SUEREGISTER EECLARATICN> $
<CONCA FNATE REGISTER LECLARATION> $ 1
<GLCDAL INSTANT EECLARATICN>
<INSTANT DECLARATICN> S I
<TRANSITICN DECIABATICN> $ I
<ME OBY DECLAATICON> 1
<GICEAL ECCLEAN DECLAFATICN> $ I
<ECOLEAN DECLAATTON> $
<GLCBAL DEFINE> $ ]
<DEFINE> $ I
<COMMENT>
<MEMORY FCLAFATICN> M::= EMORY <FNORY STRTNG> I
<MEMORY DECLARATION>,<E1M ORY STRING>
<MEMCRY STRING> ::= <ErORY IDENT IFIER> (<INTEGER>, <INTEGE>)
<MEMOFY ADCDiESS REGISTER IDENTIFIER>
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<MEVORY TIENITFIEB> ::= <NAEF>
<ME MORY ADPRESS REGISTER IDENTIFIER> ::= <REGISTER IDENTIFIER>
<REGISTER ILENTIFIER> ::= <NAME>
<GLCBAL PEGISTER DECLABATICN> ::= GICEAL <HEGISTER EECLAPATION>
<PEGISTER EECLAFATION> ::= REGISTER (REGISTER ILFNTIFIEP> (<INTFGER>)
<FEGISTEPR ECLARATTON>,<FEGISTER TEENTIIFTR> (<INTEGFR>)
<NAME> ::= <ALPABEET>I<NAI><ALPHAEET>I<NAME><EIGIT>
<ALPiABE?> ::= AIBICIIJIEIFIG IHIIJJIKII ININIOIPICjFISIT1UIV IeIXIYIZ
<DIGIT> ::= <OCTAL DIGIT>8P19
<OCTAI EIGIT> ::= 11213141561710
<INTEGER> ::= (DECIMAL CONSTANT)I(OCTAL CONSTANT)
<LECIEAL CCNSTANI> ::= <EECIMAL STRILG> I <DECIFAL STRING>D
<EECIMAL STRING> ::= <DIIT>I<PECIYAL STRING><EIGIT>
<OC AL CONSTANT> <CCTAL STFTNG>P
<OCTAL STFING> ::= <OCTAL DIGT>Ij<OCTAL STRING><CCTAL DIGIT>
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(SUFR?1GTSTER rCCARATIONl> SbPhGISTER (CEGTSTIFR IEENTII'IER>=
<pFGlsIFp ITEM>]
<S11BFFGISTE'R LEClARATICN>,<RFGISTFR I~lNTJFIER>=<REGISTFP ITEM>
(REGTSTFI? ITFMI) :: PFGISTIL-P II)FNTIFIER>jKREGISTFP IEENTTFTER>((JNTEC-EF>) I
(PFCTSTFIR IEPI~FIEP>(<INTLECFR>,<INTEGEBi>) I (ECOIEAN TRENTIFIEE>
<CCNCATI3NAEL PEGISTE? DECIAFATICN>-.=
CREGITER <R-kEGIS IER TEENTlFIEF>=<REGISTEF STPINC>j
<CCNCIVIENATFE REGISTEF BECLAFATIGN>,<P'-GISTEP IJENTIFIER>=
(FEGISTEP STRING)
<PEGISTER STR ING) : <PEGISTEF ITEM>j<FEGISTER STRIlNG> t <PEGISTER STRING)
<GIGEAL INSTANT FECLARATION> :=GICEAL <INSTANT LFCIARATIGN>
<INSTPNT LECIAFA71ON> :=INSTANT <INSTANT IDENTIFIER>1<111STANT DECLARATION>,
<INSTA I7 ILENTIFTEER>
<GCPAL ICCIFAN LECIARATICRI> :=GICEAL (BCOLEAN JiECLAPATION)
<POCLEAN CFCLAFATION> ::[OQIFAN <EGOTEAN IEENTIFIEF>j
<ECCIIEAN LECIAP ATICN>,<FCCLEPN IEENTIFIER>
<PCCLEAN IFENTIFIIEP> :=<1CANE)
<FOGLEAN ITFN> : <FOCTEAN TIRENTIFTEEj<PEGISTER IEPTIFIER> (<INTEGEP>)
<GTOBAL DEFINE>:= GLOBAI <EFINE>
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<DEFINF> ::= DEFINE <ETYPE)> <DPCCK>
<E( YPE> ::= PEGISTEF I FOCF AN I INST ' AT
<DELCCK> ::= <FEGISTER ILFNTIFIER> = <REGISTER YEXPESSICK> I
<ECOIEA IDENTIIIFR> = <ECOLEAN FXPBESSICN>
<INSTANT IDENTIFIER> = <TNSTANT EXPPESSION> I
<ElICCK>,<E( CCF>
<INSTANT TEENTIFIER> ::= <NAME>
<SPECIFICATION FLOCK) ::= <SPECIFICATICN BLCCK ECEY> $
<SPFCIFICATICN EICCK BODY> ::= AT <INSTANT EXPRESSICN> CO <ASSIGNMENT EOEY>I
IF <ECCLEAN FXPRFSSION> THEN <SPECIFICATICN BIOCK ECCY> IFENE I
IF <FCCLEAN EXPFFSSICN> THEN <SFECIFICATION FLOCK BCEY> ELSE
<SPECIFICATION BICCK ECY> IFENE
<INSTANT EXPRFSSION> ::= <INSTANT IDENIIEH>j<TPFASITICN IEETIFIEF>j
<TRANSITION>j<INSTANT EXPRESSICN> ANXD ECCA ESSICN>]
<ECCLFAN EXPHESSICN> A E <INSTANT EXPRESSICN> I
<INSTANT EXPRESSICN> CR <INSTANT EXPRESSICN>I
(<IESIANT EXPRESSION>)IINSTANT EXPRESSIOCN> t <INTEEVA>
<TRANSITICN> ::= <ECCLEAN EXPRESSION> ? <BDOOIEAN CCESTANT> ]
<ECCLAN EXFPISSTCN> => <FCCIIAN CCNSTANI>
<TIANSITTICN CECIPFATION> ::= TANSIION <TPANSITICN IDENTIFIEF>=
(< : ANSTIO T C >) I
<TEANSITICON DECIAFATIC.N>,<TFANSITION IJENTIFIER>=
(<TB A N SIT ION>)
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<TRANSITICN IENIFTER> ::=- <NAME>
<1CCLEAN EXFRESSION> ::= <ECOLEAN CCNSTANT>j<ECCLEAN ITFM>1
<FEGISTER X-PRESSION> <REIATICNAL OFEATC> <REGISTER EXPRFSSION>I
<FCCLEAN EXPRESSION> <ECCLFAN CPERA7TO> <COLEAN EXFPRESSICN>]
NCT <ECOLEAN EXPHESSICN> I <ECOLEAN EXPFESSION>I
(<FCCLEAN FEXFEESSICN>)
<ECCLEAN CCNSTAN> ::= TRIJEIFALSEI110
<RFIATICNAI OFEFATOF> ::= ECINEI7T LTIGEILEI=I<>jI> <I<=I>=
<BOCLFAN CPEFATOF> ::= ANDIORIXCRI.
<ASSIGNMENT EODY> ::= <TRANSFLR>j<INSTANT ACTIVATICN>I
IF <EOCLEAN EXPRESSTON> TIIEN <ASSIGNMENT ECDY> IFENEI
IF <POOLEAN EXPRESSION> THEN <ASSIGNMENT ECDY> FISE
<(ASSIGNMENT ECY> IFFNE I
<ASSIGNMENT BCDY>,<ASSTGNLFNT BODY>
<TRANSFER> ::= <REGISPER STRTNG>=<REGISTEP EXPRESSICN>I
<FCCLEAN ITEM>=<OCOLFAN FXFRFSSION>
<INSTAN7 ACTIVATIO7N> ::= <INSTANT TEENTIFIER>= ,+ <INTERVAL>
<I TFEVAL> ::= <REAL CCNSTANT>
<REAL CCNSTANT> ::= <ECIMAI CCSTA, T>. I
<EECIMAL CCNSTAN)>.<DECIMAl CONSTANT> I <DECIMA CC STANT>
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PI\q C
<FEGISTER EXPESSION> ::= <UEGISTIE STRING> I <FEGISTEI CCONSTANT> 
<ECCLFAN FXPRESSICN> I NCT <FEGTSTER EXPEESSI N> l
< (REGISTER EXPHESSION> I
<REGTSTER EXPFESSION> <LCGICALI OPERATC> <FECTISEF FXPRESSIC)>I
<FECISTER EXPETSSION> <ARITH FTIC OPEFATCF> <?FC;ISTFP EXPRESSIO > I
(<FEGISTEF EXE FSSTCN>)
<REGTSTER CCONSaNT> ::= <INTEGER>
<ICGICAL CFF A7CEB> ::= A I CF I XCF
<ARIIHMETIC CFEEATOB> ::= ADD I SUP I + I -
<CHA"ACTEE> ::= <ALPAEET>jI<DTGIT>I<TER MINATOF>
<ER IINAT E> : := = <1 ;1:j 1 ' 1>1 I (I) I+ IF1 "l? I/ - 1. , I 1
7. Memory: A memory system is a collection of equal-size registers grouped
together under a single name, and for which only one element may be referenced at any
one time. The addressing scheme is accomplished through a memory address register,
whose declaration appears in a register declaration statement.
8. Specification block: This group of statements specifies the actual operation of
the machine. Its component parts are the following.
(a) The instant activation phrase that determines at what time this block is to be
executed.
(b) The Boolean condition that specifies what state the system must be in to enable
execution.
(c) Assignment body containing the transfer-path specifications and generation of
new instants.
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9. Globals: To allow the communication of data and machine states to the external
observer, the designer specifies what registers, booleans and instants are to appear at
the interface. If a register is contained within subsystem A and is used in subsystem B,
it is declared internal global to A, and external global to B.
10. Subsystem: The set of declarations and specification blocks defining the opera-
tion of a machine is termed a subsystem, and is given a name by the designer.
11. Description: A description is a collection of subsystems that, when taken as
an entire group, performs a macrofunction. An example would be a computer descrip-
tion, as opposed to an arithmetic subsystem.
Further information about the implementation of a modified subset of DSL/1 may be
obtained from a thesis by John B. Kasarda. This thesis describes a subset of the
DSL/1 presented here, the compiler and simulation system, and gives an example of
output produced by the system.
F. F. Lee
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